<?xml version="1.0" encoding="gbk"?>
			<?xml-stylesheet type="text/css" href="http://blog.dicder.com/css/rss.css"?>
			<rss version="2.0">
			  <channel>
			    <title>我是一只小菜鸟</title>
			    <link>http://blog.dicder.com/?uid-1158</link>
			    <description></description>
			    <copyright>Copyright(C) 我是一只小菜鸟</copyright>
			    <generator>SupeSite/X-Space</generator>
			    <lastBuildDate>Fri, 21 Nov 2008 21:51:33 GMT</lastBuildDate><item>
								<title>SystemVerilog里关于变量类型赋值的放松规定</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-4716</link>
								<description><![CDATA[在verilog里，关于诸如reg类型以及wire类型变量可以在哪里被赋值，有非常明确且严格的要求。一个变量需要被定义成reg型还是wire型，完全取决于这个变量在模块内部是如何被赋值的。通常的规则是：在过程块always、initial中的量变要定义成变量型，也就是reg。（尽量有些过程...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Thu, 17 Apr 2008 13:39:25 GMT</pubDate>
							</item>
							<item>
								<title>三极管工作总结</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-4498</link>
								<description><![CDATA[不管什么样的三极管，它们均包含三个区。<br>我们知道，把两个二极管背靠背的连在一起，是没有放大作用的，要想使它具有放大作用，必需做到以下几点：<br>1、发射区(e)中掺杂<br>2、基区(b)必需很薄<br>3、集电结(c)的面积应该很大<br>4、工作时：发射结正偏，集电结反偏<...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Mon, 31 Mar 2008 16:17:22 GMT</pubDate>
							</item>
							<item>
								<title>工作了，继续学习总结</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-4497</link>
								<description><![CDATA[&nbsp;&nbsp;&nbsp; 这个BLOG中的最后一篇是07年七月的，那会儿我正准备清华的EDA比赛。回来之后就进入到令人焦头烂额的毕业论文中，一直到现在。<br>&nbsp;&nbsp; 现在，马上要去单位上班了，上班后，要继续学习，继续进步，BLOG也会继续更新。<br>
			
			
			]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Sat, 29 Mar 2008 17:08:35 GMT</pubDate>
							</item>
							<item>
								<title>几个问题</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-282</link>
								<description><![CDATA[
			
			<pre style="font-size: 14px;"><font><font><font><font><font><font><font><font class="c37"><font class="c32"><font class="c37"><font class="c37"><font class="c32"><font class="c37"><font class="c37" style="">什么是短沟道效应,为什么会有短沟道效...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Sun, 29 Jul 2007 14:48:26 GMT</pubDate>
							</item>
							<item>
								<title>科学的广告</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-280</link>
								<description><![CDATA[<p class="MsoNormal" style="margin: 0cm 0cm 0pt; text-align: center;" align="center"><b style=""><span style="font-size: 24pt;" lang="EN-US"><font face="Times New Roman">Scientific Advertising<o:p></o:p></font></span></b></p><p style="text-align: cente...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Mon, 23 Jul 2007 17:15:47 GMT</pubDate>
							</item>
							<item>
								<title>移动存储介质</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-278</link>
								<description><![CDATA[<p class="MsoNormal" style="text-align: center; text-indent: 21pt; line-height: 150%;" align="center">

</p><p class="MsoNormal" style="text-indent: 14pt;"><span style="font-size: 12pt; font-family: 宋体; color: rgb(17, 17, 17);">目前移动硬盘内所采用...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Tue, 17 Jul 2007 15:42:16 GMT</pubDate>
							</item>
							<item>
								<title>CPLD与FPGA的区别</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-277</link>
								<description><![CDATA[<span style="color: black; font-family: 宋体;" xml:lang="EN-US" lang="EN-US">FPGA</span><span style="color: black; font-family: 宋体;">与<span xml:lang="EN-US" lang="EN-US">CPLD</span>的区别<span xml:lang="EN-US" lang="EN-US"><br></span>系统的比较，与大...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Sat, 14 Jul 2007 17:01:08 GMT</pubDate>
							</item>
							<item>
								<title>知识动态</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-274</link>
								<description><![CDATA[1、多标准高清视频解码器(MSVD-HD）<BR>多标准高清视频知识产权核心因能够为三种最常用的高清视频解码标准（H.264, MPEG-2 and VC-1）提供集成解决方案，而成为一种极具吸引力的选择。<BR>2、浮体效应<BR>
<P class=MsoNormal style="MARGIN: 7.8pt 0cm; LINE-HEIGHT: 15...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Mon, 09 Jul 2007 10:54:20 GMT</pubDate>
							</item>
							<item>
								<title>绿茶和枸杞不宜一起喝</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-273</link>
								<description><![CDATA[<table style="width: 580px; height: 273px;" id="article" align="center" border="0" cellpadding="0" cellspacing="0"><tbody><tr>
            <td style="vertical-align: top;"><br></td><td id="articleText" align="left"><span style="font-size: 14px; line-h...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Mon, 09 Jul 2007 10:05:09 GMT</pubDate>
							</item>
							<item>
								<title>任意奇数分频</title>
								<link>http://blog.dicder.com/?uid-1158-action-viewspace-itemid-271</link>
								<description><![CDATA[
			实现任意奇数N分频步骤：<br>1、做模N计数器count_a;计数范围为0~N-1；<br>2、做正沿检测电路b，当count_a在N-1到(N-1)/2时，为高，其余为低；<br>3、做负沿检测电路c，当count_a在N-1到(N-1)/2时为高，其余为低；<br>4、电路分频输出为b&amp;c。<br>
			
			<div>...]]></description>
								<category>blog</category>
								<author>aslijia</author>
								<pubDate>Sat, 07 Jul 2007 20:50:41 GMT</pubDate>
							</item>
							
		</channel>
	</rss>